

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,515	09/28/2001	Tomoo Kimura	60188-101	2527
7:	590 02/04/2003			
Jack Q. Lever, Jr. McDERMOTT, WILL & EMERY 600 Thirteenth Street, N.W. Washington, DC 20005-3096			EXAMINER	
			THOMPSON, ANNETTE M	
			ART UNIT	PAPER NUMBER
			2825	
			DATE MAILED: 02/04/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	09/964,515	KIMURA ET AL.	V				
Office Action Summary	Examiner	Art Unit					
	A. M. Thompson	2825					
The MAILING DATE of this communicatio			,				
Period for Reply							
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATI - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory is - Failure to reply within the set or extended period for reply will, by - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. CFR 1.136(a). In no event, however, may a on. In a reply within the statutory minimum of the period will apply and will expire SIX (6) MO statute, cause the application to become A	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communicat ABANDONED (35 U.S.C. § 133).	tion.				
Status 1)[7] Pennancius to communication(s) filed or	28 Santambar 2001						
1)⊠ Responsive to communication(s) filed or 2a) This action is FINAL . 2b)⊠							
	-	atters, prosecution as to the merit	s is				
3) Since this application is in condition for a closed in accordance with the practice u Disposition of Claims			3 13				
4)⊠ Claim(s) <u>1-10</u> is/are pending in the applic	cation.						
4a) Of the above claim(s) is/are wit	thdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-10</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction a	and/or election requirement.						
Application Papers							
9) The specification is objected to by the Exa		1					
10) The drawing(s) filed on 28 September 200							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). 11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a)⊠ All b)□ Some * c)□ None of:							
1.⊠ Certified copies of the priority docu	1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority docu	2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
	•		ation)				
a) ☐ The translation of the foreign language			aconj.				
15) Acknowledgment is made of a claim for do	•						
Attachment(s)	,, —	. C					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-94) Information Disclosure Statement(s) (PTO-1449) Paper N 	18) 5) Notice o	v Summary (PTO-413) Paper No(s) f Informal Patent Application (PTO-152)	_ ·				

Art Unit: 2825

DETAILED ACTION

This application 09/964,515, has been examined. Claims 1-10 are pending.

Specification

1. The disclosure is objected to because of the following informalities: In the abstract, at lines 5-6, it is unclear what Applicants mean by "expanding circuit diagram data" to memory. Examiner suggests using the word *storing* instead of "expanding".

Appropriate correction is required.

Claim Objections

2. Claims 1-10 are objected to because of the following informalities: Pursuant to claim 2, line 1, recites "The device of claim 1" where claim 1 recites a method. Therefore, change device to *method* to provide sufficient antecedent basis. Pursuant to claim 3, at line 8, delete "is verified" for clarity; at line 8, delete the entire phrase following "is verified", as it is awkwardly worded and hence confusing. Pursuant to claim 5, delineate the end of each intermediate limitation by a semicolon, instead of a comma; additionally, at line 8, before "no condition", insert the. Pursuant to claim 7, delineate the end of each intermediate limitation by a semicolon, instead of a comma; additionally, at line 7, replace "thereafter" with some other limitation connector, e.g. and wherein; at line 12, insert a connector for the limitation; further, at line 1, before "low-precision", insert the article a. Pursuant to claim 8, delineate the end of each intermediate limitation by a semicolon, instead of a comma. Pursuant to claims 1-10, where claims recite instances of the phrase "semiconductor circuit to be verified" which creates an antecedent basis issue. Applicants should either delete the phrase "to be



Art Unit: 2825

verified" or add *element* after "semiconductor circuit". Appropriate correction is required.

Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claims 1-10 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 5. Claims 7 and 8 recite the limitations "the same operation pattern" and "the same hierarchical state" in lines 7-8. There is insufficient antecedent basis for these limitations in the claims. Pursuant to claims 1-10, these claims recite the limitation "the semiconductor circuit to be verified". There is insufficient antecedent basis for this limitation in the claims. Furthermore, it is unclear whether Applicants' intend this phrase to recite semiconductor circuit element to be verified. Although Applicants' specification uses both terms "semiconductor circuit to be verified" and "semiconductor circuit element to be verified" and "semiconductor circuit element to be verified" when semiconductor circuit element to be verified would seemingly provide better claim clarity and understanding. Pursuant to claims 4, 5, and 7, these claims recite the limitation "the condition verification". There is insufficient antecedent basis for this limitation in the claims. Pursuant to claim 9, it recites the limitation "the computed values". There is insufficient antecedent basis for this limitation in the claims.



Art Unit: 2825

Furthermore, it is unclear whether "the computed values" reference the voltage values, current values or both.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Rejection of Claims 1-3 and 9

8. Claims 1-3 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tani, U.S. Patent 5,471,409. Tani discloses a logic simulator apparatus and a circuit simulator apparatus capable of simulation based on signal propagation delay time. Tani does not explicitly disclose a current density analysis. However, Tani suggests current density analysis or calculation by inclusion of the elements required for a current density analysis. As outlined in section 4 of the Jerke et al. paper entitled





Art Unit: 2825

"Hierarchical Current Density Verification for Electromigration Analysis in Arbitrarily Shaped Metallization Patterns of Analog Circuits", cited here for evidentiary purposes only and not as prior art, "Any current density calculation method requires at minimum (1) a set of current values as boundary constraints, (2) an appropriate representation of the layout geometry (3) technology dependent data and (4) specified application data (e.g. average chip temperature or a temperature field plot)". Tani includes all of the elements (listed in the Jerke paper) necessary for a current density calculation and furthermore discloses current calculating (col. 4, Il. 31-34). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention that Tani's current calculation includes or at least suggests the inclusion of current density calculation.

9. Pursuant to claim 1, which recites [a] circuit operation verifying method for verifying layout design specifications (col. 1, II. 5-9) comprising loading condition information as electrical specifications on voltages and currents applied to the circuit elements (col. 2, line 50 to col. 3, line 33; col. 6, II. 22-66), circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21), and input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, II. 18-25) and currents (col. 3, II. 10-13; col. 4, II. 30-33) used for circuit operation simulation; simulating operation of the circuit to be verified while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time based on the loaded circuit diagram data and input patterns and storing the computed values in memory (col. 12, II. 57-64); verifying that the circuit elements to be

Art Unit: 2825

verified satisfy the loaded condition information using the stored voltage or current values (col. 5, ll. 3-17).

- 10. Pursuant to claim 2, wherein the condition information includes electrical specifications representing current density values (col. 6, II. 25-65) and heat generation amounts (col. 19, II. 35-40) of the circuit elements, and the circuit diagram data of the semiconductor circuit to be verified includes layout information (col. 6, II. 21-27), and current density analysis and heat generation analysis at positions inside the semiconductor circuit to be verified are performed based on the current values at the circuit elements and the layout information stored in the memory (col. 6, line 63 to col. 7, line 2).
- 11. Pursuant to claim 3, wherein the condition information includes time specifications representing the frequency of violation against the electrical specification or the time period for which a violation state is allowable (col. 4, line 50 to col. 5, line 2), and whether or not the frequency of violation of the circuit elements to be verified satisfy the time specifications.(col. 4, line 30 to col. 5, line 14; see also col. 13, ll. 19-27; col. 14, ll. 37-55).
- 12. Pursuant to claim 9, which recites a circuit operation verifying apparatus (Fig. 21; col. 1, II. 10-13) for verifying that each of a number of circuit elements satisfies specifications (col. 1, II. 5-9); loading means for loading condition information as electrical specifications on voltages and currents applied to circuit elements ((col. 2, line 50 to col. 3, line 33; col. 6, II. 22-66); circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21); input patterns

Art Unit: 2825

of voltages (col. 2, line 66 to col. 3, line 2; col. 3, ll. 18-25) and currents (col. 3, ll. 10-13; col. 4, ll. 30-33) used for circuit simulation with respect to time; and operation simulation means for simulating operation of the semiconductor circuit while computing voltage values (col. 4, ll. 21-29) or current values (col. 4, ll. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time (col. 11, ll. 9-18); verification means for verifying that circuit elements to be verified satisfy the specifications in the loaded condition information using the voltage values or the current values at the circuit elements stored in the memory (col. 5, ll. 3-17; col. 9, ll. 14-18; see also col. 9, ll. 3-8).

Allowable Subject Matter

- 13. Claims 4-8 and 10 contain allowable subject matter.
- The following is a statement of reasons for the indication of allowable subject matter: In a circuit operation verifying method, as claimed by Applicants, the prior art does not teach or suggest the use of a waveform display apparatus. Additionally, the prior art does not teach or suggest the designation of a verification and a non-verification period. Further, the prior art does not teach or suggest circuit hierarchy.

Conclusion

- 15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Please reference the PTO-892 for a complete listing.
- 16. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to A.M. Thompson whose telephone number is (703) 305-7441. The Examiner can usually be reached Monday thru Friday from 8:00 a.m. to 5:00

Art Unit: 2825

p.m.. If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Matthew S. Smith, can be reached on (703) 308-1323.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956 or the Customer Service Center whose telephone number is (703)306-3329.

17. Responses to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9318, (for **OFFICIAL** communications intended for entry) (703)872-9319, (for Official **AFTER-FINAL** communications)

Hand-delivered responses should be brought to Crystal Plaza 4, 2021 South Clark Place, Arlington, VA., Fourth Floor (Receptionist).

A: MATHOMPSON Patent Examiner

31 January 2003